

*CLAIMS*

WHAT IS CLAIMED IS:

1. A semiconductor memory comprising:

a plurality of sub memory units each having

5 a plurality of bit lines connected to memory cells, respectively, said bit

lines corresponding to different data terminals with numbers, said sub memory

units being arranged in a direction orthogonal to a wiring direction of said bit lines,

a plurality of sense amplifiers connected to said bit lines, respectively, and

10 a plurality of column switch circuits for connecting said bit lines to data

bus lines, respectively;

a plurality of main memory units each composed of an even number of said sub  
memory units having different addresses from each other;

15 a redundancy memory unit having at least one of said sub memory units, and being  
enabled when a defective sub memory unit of said sub memory units in said main memory

units is disabled; and

column switch areas formed in said main memory units, respectively, and having  
said column switch circuits arranged therein, wherein

every two of said column switch areas are formed in mirror symmetry in the wiring  
direction of said bit lines.

20 2. The semiconductor memory according to claim 1, wherein:

in each of said sub memory units, said column switch circuits are arranged in a row  
in the wiring direction of said bit lines, the column switch circuits corresponding to said  
data terminals, respectively; and

25 in adjoining ones of said sub memory units in each of said main memory units, said  
column switch circuits are arranged such that sequences of the numbers of their

corresponding data terminals are opposite to each other.

3. The semiconductor memory according to claim 2, wherein

said data bus lines are wired along each row of said column switch circuits aligning in the direction orthogonal to the wiring direction of said bit lines.

5 4. The semiconductor memory according to claim 1, wherein

said column switch circuits each have:

a first transistor with its drain connected to any one of said data bus lines, and receiving a column selecting signal at its gate, the column selecting signal being selected in accordance with an address; and

10 a second transistor with its gate connected to any one of said bit lines and its drain electrically connected to a source of said first transistor during a read operation.

5. The semiconductor memory according to claim 1, wherein

said data bus lines transfers read data read from said memory cells and write data to be written to said memory cells.

15 6. The semiconductor memory according to claim 5, wherein

said column switch circuits each have:

a first transistor with its drain connected to any one of said data bus lines, and receiving a column selecting signal at its gate, the column selecting signal being selected in accordance with an address;

20 a second transistor with its gate connected to said bit line and its source connected to a source power supply;

a third transistor with its drain connected to a source of said first transistor and its source connected to a drain of said second transistor, and receiving a read control signal at its gate, the read control signal turning to an activation level during a read operation; and

25 a fourth transistor with its drain connected to said bit line and its source connected

to said source of said first transistor, and receiving a write control signal at its gate, the write control signal turning to an activation level during a write operation.

7. The semiconductor memory according to claim 1, comprising:

a plurality of first column selecting lines for transmitting a plurality of bits of  
5 column selecting signals to said sub memory units, respectively, the plurality of column selecting signals being selected in accordance with said address to turn on said column switch circuits;

second column selecting lines formed in said sub memory units of said main memory units and of said redundancy memory unit, respectively, and connected to said  
10 column switch circuits;

a defect information memory part for storing defect information therein, the defect information indicating said defective sub memory unit; and

a redundancy switch part connecting said first column selecting lines to said second column selecting lines, and being switched according to contents stored in said  
15 defect information memory part to disconnect said first column selecting lines from a defective second column selecting line of said defective sub memory unit and to connect said first column selecting lines to normal second column selecting lines of said sub memory units in said main memory units and of said sub memory unit in said redundancy memory unit, the sub memory units in said main memory units operating normally.

20 8. The semiconductor memory according to claim 1, wherein:

each of said bit lines is either one of each of complementary bit line pairs;

each of said data bus lines is either one of each of complementary data bus line pairs;

said sense amplifiers are shared among said bit line pairs, respectively; and

25 each of said column switch areas includes said column switch circuits

**corresponding to said bit line pairs.**